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Abstract—In this paper we present the design of a low power
VCO with reduced variations in VCO gain (KV CO) and sub-
band spacing resolution (fres). The proposed VCO is designed
using a 90nm CMOS process to cover a tuning range of 23%.
Variations in KV CO and fres are reduced by factors of 6 and 17
respectively over a conventional sub-banded VCO, designed using
the same process, to meet the same tuning range. This makes
the proposed VCO more suited to stable PLL operation with
its reduced KV CO requirements resulting in an improvement in
phase noise performance over the conventional VCO by 2 dB.
Due to the reduced loading on the VCO tank achieved by the
presented design, power consumption is kept extremely low at
850 μW from a 1 V supply.
I. INTRODUCTION
Phase−locked loops (PLLs) are important building blocks in
modern communication systems. At the heart of the PLL is a
voltage−controlled oscillator (VCO), responsible for generating
the output frequency of the PLL. In order to account for pro−
cess, voltage and temperature (PVT) variation, and to support
multi−standard operation, the VCO is required to operate over
a sufficiently large frequency range. This requirement, together
with the reduced supply voltages that accompany modern low
power nanoscale technologies, imply the design of a VCO
with a large tuning constant (KV CO — frequency change
per volt). A large KV CO is however highly undesirable in
terms of optimum phase noise performance as it translates any
noise on the VCO control line to frequency modulation of the
output signal. This leads to increased jitter of the output signal,
which can be particularly problematic for PLLs operating as
frequency synthesizers [1].
This issue is typically addressed by dividing the tuning
range into discrete smaller bands (sub−bands), such that a wide
tuning range can be realised with a small KV CO for each sub−
band [2]. Illustrated in Fig. 1 is a VCO tuning curve which
has been divided into n discrete sub−bands to achieve the same
original tuning range, but with a smaller KV CO.
The illustration of Fig. 1 is not realistic however, as in
practice sub−band spacing resolution (fres) and KV CO are
not constant. Instead they reduce over sub−bands, resulting
in a reduction in the frequency range covered by the VCO.
This leads to excessive KV CO values required to meet the
specified tuning range which will degrade the phase noise
performance of the VCO. In addition, ΔKV CO is very severe
on PLL operation as PLL loop bandwidth is proportional
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Fig. 1. Sub−banding of single VCO tuning curve
to KV CO. Therefore, in the absence of additional calibra−
tion, loop bandwidth will vary with ΔKV CO hence affecting
the noise performance and loop stability of the PLL itself.
Although a reduction in ΔKV CO alone will improve PLL
noise performance and loop stability, it should be accompanied
by a corresponding reduction in fres variation (Δfres) to
optimise the potential tuning range and achieve a more PVT
robust solution. Therefore to address this issue, we present the
novel design of a low power, sub−banded VCO with reduced
ΔKV CO and Δfres.
The paper is organised as follows. Section II details the
problem of ΔKV CO and Δfres. Related work is reviewed in
Section III. The proposed technique and circuit implementa−
tion are presented in sections IV and V. Experimental results
are then presented in section VI with a conclusion given in
section VII.
II. SUB−BANDED VCOS
Dividing the tuning range into n sub−bands is conventionally
achieved using a switched capacitor array which consists of
n− 1 equi−valued (or binary weighted) switchable capacitors,
selectable via a digital word. The switching in(out) of one ca−
pacitor adds(subtracts) from the total tank capacitance, forcing
VCO operation to move down(up) one sub−band respectively.
The reduction in KV CO occurs because the percentage
change in capacitance, caused by the varactor, reduces as more
capacitance is added to the tank. The reduction in fres then
occurs because the percentage change in capacitance, caused
by switching in a capacitor, reduces as more capacitance is
added to the tank. As a result both KV CO and fres reduce as
more capacitors are switched in.
In [3] it was shown that band to band variation
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reduces KV CO by the following factor:
ΔKV CO = C
√
C (1)
where C represents a change in capacitance (for example: from
switching in the entire switched capacitor array).
This changes fres by the same factor which, as shown in
(2), preserves a constant percentage overlap between bands:
ΔOV ∝ Δfres
ΔKV CO
(2)
where ΔOV represents the variation in percentage overlap
between bands.
As a result, the overall frequency range covered by the VCO
also reduces by the same factor leading to a reduction in the
tuning range as follows:
TRreduced =
( 2ΔF
C
√
C
)
2Fmax − ( ΔF
C
√
C
)
· 100 (3)
where the reduced tuning range (%), frequency range and max−
imum frequency of the VCO are represented by TRreduced,
ΔF and Fmax respectively.
As seen from (3), the original tuning range can simply be
restored by increasing ΔF by C
√
C which is achieved in
practice by increasing the average KV CO by the same factor.
This however is highly undesirable because, as explained in
section I, any increase in KV CO leads to an increase in noise
translation from VCO control line to the output signal.
III. RELATED WORK
Some methods have been proposed to reduce ΔKV CO and
Δfres. In [4] the use of an additional serial LC−tank with
variable inductor configuration is proposed to reduce ΔKV CO.
Due to the additional LC−tank this solution consumes large
power and die area. In [5] the use of additional varactors
to reduce the ΔKV CO of groups of sub−bands is proposed.
This solution however requires an additional complex biasing
scheme to reduce ΔKV CO down to a specified level. In
addition, both solutions do not address Δfres. If ΔKV CO is
reduced then, as shown in (2), Δfres should also be reduced by
the same amount to preserve a constant overlap between bands.
This achieves a more PVT robust VCO which optimise’s its
dynamic tuning range while avoiding frequency dead−zones at
extreme corners. In [6], [7], the use of an additional varactor
array in conjunction with the conventional switched capacitor
array is proposed to achieve simultaneous reductions in both
ΔKV CO and Δfres. In [6] unused varactors in the array are
simply switched out whilst those in [7] are connected to a
fixed potential. Due to the additional array, the quality factor
of the tank (Qtank) is degraded over conventional approaches,
leading to degraded phase noise performance and increased
power consumption.
IV. PROPOSED TECHNIQUE
The proposed technique simultaneously reduces both
ΔKV CO and Δfres. Unlike [6], [7], this is achieved using
one single array resulting in reduced loading of Qtank. The
array consists of n−1 switchable varactor branches to split the
specified tuning range into n sub−bands, as shown in Fig. 2.
Each varactor branch is selectable via digital control signals
which select(de−select) the branches by switching them in(out)
respectively. De−selecting varactor branches by completely
switching them out offers a more attractive solution over fixing
them to a fixed potential [7], as it further reduces loading of
Qtank for the higher frequency bands, where the majority of
the branches will be switched out.
A. Design Procedure
Each varactor branch is sized according to its required Cmax
and Cmin values necessary to achieve the specified KV CO and
fres. The procedure for calculating these values is as follows:
1) Calculate Cmin for the sub−band of interest (Cminn):
Cminn =
1
L(2πfmaxn)
2
(4)
where fmaxn is the maximum frequency of the sub−
band, taking into account the specified fres. This is
calculated as follows:
fmaxn = fmaxn−1 − fres
= fmaxn−1 − (Δfn−1(1−OV )) (5)
where the maximum frequency and frequency range
covered by the previous sub−band are fmaxn−1 and
Δfn−1 respectively.
2) Calculate the change in Cmin between the sub−band of
interest and the previous one (ΔCminn→n−1):
ΔCminn→n−1 = Cminn − Cminn−1 (6)
where Cminn−1 is the minimum capacitance of the
previous sub−band.
3) Calculate Cmax for the sub−band of interest (Cmaxn):
Cmaxn =
1
L(2πfminn)
2
(7)
where fminn is the minimum frequency of the sub−
band, taking into account the specified KV CO. This is
calculated as follows:
fminn = fmaxn − (KV COVtune) (8)
where Vtune is the tuning voltage range.
4) Calculate the change in Cmax between the sub−band of
interest and the previous one (ΔCmaxn→n−1):
ΔCmaxn→n−1 = Cmaxn − Cmaxn−1 (9)
where Cmaxn−1 is the maximum capacitance of the
previous sub−band.
Equations (6) and (9) give the required Cmin and Cmax
values respectively for the sub−band of interest. Once obtained,
the relevant varactor branch is sized to achieve both values and
inserted into the array. Repeating this procedure n − 1 times
thus completes the array.
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V. CIRCUIT DESCRIPTION
To verify the proposed technique a low power, sub−banded
VCO with center operating frequency of 4.8 GHz was designed
for a 1P9M 90nm CMOS process. The tuning range of the
circuit is divided into 16 sub−bands with reduced ΔKV CO
and Δfres. The schematic of the VCO is shown in Fig. 2.
The LC−tank consists of a differential spiral inductor (L)
and p−n junction diode varactors (D1, D2). A differential spiral
inductor is used due to its higher quality factor (Q) and lower
area requirements over its single ended counterpart [8], which
measured an inductance of 4 nH and Q of 16 at 4.8 GHz.
P−type diode varactors are used due to their higher Q−values
and linearity over the alternative N−type MOSFET varactors
available for the process used. Anodes of both varactors are
clamped to Vss through resistors (R) to ensure no forward
biasing, requiring them to be de−coupled from the tank using
metal−insulator−metal capacitors (Cs). This offers the addi−
tional advantage of further improving varactor linearity [9],
thereby reducing AM−FM up−conversion of flicker noise from
the bias source [10].
Flicker noise from the bias source can be completely elim−
inated by removing the bias source [11]. However this causes
the amplitude of the oscillator signal to become more sus−
ceptible to PVT variations. Therefore to achieve a potentially
more PVT robust circuit, a bias source is used which employs
p−type MOSFETs (P1, P2) due to their lower flicker noise.
Negative resistance necessary for oscillation is then generated
by the cross−coupled NMOS transistor pair (N1, N2).
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Fig. 2. Circuit diagram of the proposed VCO
The switched varactor array consists of 15 branches,
also illustrated in Fig. 2. An identical varactor configu−
ration that was used in the LC−tank is employed, where
NMOS transistors (N3, N4) are used to switch the var−
actors in(out) of the bank. These switches are made
wide to reduce their series resistance which loads Qtank
when EN = 1. Loading of Qtank is further reduced by
PMOS transistors (P3 −P6), which maintain the switches
completely off when EN = 0 [12].
VI. EXPERIMENTAL RESULTS
The proposed VCO was designed for a 1P9M 90nm CMOS
process. To demonstrate the achieved reductions in ΔKV CO
and Δfres, the proposed VCO was compared with a con−
ventional VCO designed using the same process, to meet the
same tuning range. The resulting tuning characteristics of both
VCOs are shown in Fig. 3, with a performance comparison of
both circuits presented in Table I.
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Fig. 3. Simulated tuning characteristics of the VCOs
TABLE I
PERFORMANCE SUMMARY COMPARISON
Conventional VCO Proposed VCO
Technology 90nm CMOS
Power Supply 1V
ΔF
1150 MHz
(4.35GHz −5.5GHz)
TR 23%
ΔKV CO ± 30% ± 4.6%
Δfres ± 30% ± 1.7%
OV 40% ≈ 40%
Power Consumption 900 μW 850 μW
Table I clearly shows the reductions achieved in ΔKV CO
and Δfres by factors of 6 and 17 respectively over the conven−
tional VCO. This is shown in further detail in Figs. 4 and 5
which plot KV CO and fres respectively over all sub−bands for
both VCOs.
As explained in section II and shown in Fig. 3, designing
with reduced ΔKV CO and Δfres enables the specified tuning
range to be covered with lower KV CO values for the upper fre−
quency bands, hence improving the phase noise performance
of these bands. This improvement is shown in Fig. 6 which
plots the simulated phase noise of the top frequency band for
both VCOs (i.e. worst case scenarios). Measurements taken at
1 MHz offset from the carrier frequency (fosc = 5.45 GHz)
show the proposed VCO to achieve a phase noise improvement
of 2 dB. This improvement is slightly larger than predicted due
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to KV CO reduction alone, as the lower KV CO requirements
for the proposed VCO will increase the L/C ratio of its tank.
This leads to an improved Qtank [8] hence offering a further
improvement in phase noise.
Table I also shows the low power requirements of the
proposed technique. This is due to the reduced loading of
Qtank as a result of using one single array consisting of
varactor branches which can be completely switched out when
not in use. Power consumption is slightly less than for the
conventional VCO (due to the higher L/C tank ratio [8]) and
is significantly less than for previously reported techniques
concerned with reducing ΔKV CO and Δfres. This is shown
in Table II which displays the overall performance of the pro−
posed technique against such previously reported publications.
VII. CONCLUSION
This paper presented a novel design of low power, sub−
banded VCO exhibiting reduced ΔKV CO and Δfres. The
design was verified for a 90nm CMOS process and achieves
ΔKV CO and Δfres values of ±4.6% and ±1.7% respectively,
to maintain the percentage overlap between bands at ≈ 40%.
Reductions in ΔKV CO and Δfres are by factors of 6 and 17
respectively over a conventional sub−banded VCO designed
using the same process, to meet the same tuning range.
This makes the proposed VCO more suited to stable PLL
TABLE II
PERFORMANCE COMPARISON AGAINST RECENT PUBLICATIONS
Ref. [4] [5] [6] [7] ThisWork
ΔKV CO (±%) 12 4.4 20.4 12.5 4.6
Δfres (±%) N/A a N/A a N/A a 9 2.2
ΔF (MHz) 1320 1050 720 825 1150
Technology 0.25μm 0.13μm 0.18μm 0.18μm 90nmBiCMOS CMOS CMOS CMOS CMOS
Power 2.8 2.8 1.8 1.8 1Supply (V)
Power (mW) 11.2 − b 9 − b 0.85
a
Δfres not addressed, hence reducing PVT robustness.
b Not specified for VCO used.
operation. In addition it reduces KV CO requirements resulting
in a phase noise improvement over the conventional VCO by
2 dB. Reduced loading of Qtank then keeps the overall power
consumption extremely low at 850 μW from a 1 V supply.
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